## Contents

## 160 Hz Divider

### 1.1 Overview

Let's count. There is a schematic in Practical Electronics For Beginners 4th edition. I've built that up, and will add some CPLD counter logic, along with a micro to output the SPI to a 7 seg counter module.

The goal is relative accuracy. Not absolute. No GPS here. I'm going from 60 to 6,000 cycles. ${ }^{1}$ This is just meant to be fun.


Figure 1: 60 Hz Logic Divider to 1 Hz

### 1.2 Initial Notes: Counting the Hz

pseudo code goal:

```
Using 1Hz signal
Start counting 1MHz every 1Hz
when next cycle is received,
    display count
    start counting again
```

[^0]That's all the objective is here. Easy with a micro, but goal is to complete using cmos or 74 logic.
$4553 \times 574$ hct 1321 MHz clock (or 6 MHz clock), or some variation thereof jk flip flop 74376 - quad jk flip flop 7476 - jk flip flop 1 mhz clk will be main counter, 6 hz or 1 hz will be latch / reset

I ended up skipping the 74 CMOS, in favor of a CPLD. Practical Electronics also mentions this approach as favored. Even a micro alone could be used. Schematic entry in the CPLD could also be used.

### 1.3 MAX7219 8 digit 7 LED segment Display Driver

Basic code tested with this was the LedControl arduino library.

```
/*
    Now we need a LedControl to work with.
    ***** These pin numbers will probably not work with your hardware
    pin 12 is connected to the DataIn
    pin 11 is connected to the CLK
    pin 10 is connected to LOAD
    We have only a single MAX72XX.
    */
```

Some of the lines have to be edited to allow for all digits to be read, and also to lower intensity of display. I think also a component package (dark grey clear plastic bag) in front of the leds with intensity 1 is about right.

### 1.4 CPLDs

http://dangerousprototypes.com/docs/Xilinx_CPLDs:_XC9500_vs_CoolRu https://www.eevblog.com/forum/fpga/what-are-cplds-do-they-still-pl
https://www.seeedstudio.com/XC9572XL-CPLD-development-board-v1b-p-
dangerous prototypes has a few
including the xc2, the xc95, and the coolrunner.
i wanted xc95, so they have one for $\$ 12$. not bad.
looks like bus pirate can program... But I ended up using a Xilinx USB Platform Cable.

### 1.5 CPLD Programming

Using the XC9500XL series. This chip has some limitations - which are good.

As you get faster clocks, you need bigger registers to handle parsing the clocks. Bigger registers, use more power. Maybe this is one reason why high clock speeds mean more power.

### 1.5.1 6 KHz clock

Due to limitations on the XC9500XL FPGA logic blocks, I ended up limiting the counter registers to $12+1$ bits $^{2}$, so I have around 6,000 (assuming 60 Hz ), resolution. With this, I need a 6 KHz clock. I could do this with the uno, but let's throw an attiny in there because it's a good tool for this kind of purpose and resolution. It should be able to function as a rough 6 KHz timer, easily.

### 1.5.2 UART output

I set the CPLD to use the rising edge of the 6 KHz clock and to shift the counter value out... Unsuprisingly, the baud rate is 6000 . I found this by using my Open Bench Logic Sniffer ${ }^{3}$. It's fairly quick to configure and get working. Auto detected the UART speed easy.

However, my uart value is $12-14$ bits, and with uart being an 8 bit protocol, it makes this unconventional. May need to bit bang something. But before that...

[^1]
### 1.6 Divide by N Counters



Figure 2: This divide by 6 counter, appears to not line up with what the TTL Cookbook has for a similar 7490 one.

The schematics appear to be incorrect for the divide by 6 counter in the Practical Electronics for Beginners book. Having looked at my built up circuit carefully, I see a 20 Hz output from the 60 Hz . I managed to get my hands on a copy of the TTL Cookbook by Don Lancaster recently, and that details correct divide by 6 and 10 counters (which are different from what's on my proto board), and while I could fix the divide by 6 counter, instead, I'm going to build another divide by 2 counter, and leave the original incorrect one there as a warning (it's also easier to just build a new one).

As it is, I'm getting 2 Hz output on the pulse pin... Oops. Practical Untested Electronics for Beginners. Hax. Everything in life is hax. The earlier you realize that, the better you will feel about your own work. ${ }^{4}$

### 1.7 Attiny 6KHz Clock

A small victory here: I setup an Attiny10 with an external oscillator (programmable CMOS, not Quartz) of 1.536 MHz . I then set prescaler at 256 to get 6000. Set micro fuse to enable CKOUT pin,

[^2]and now I have a 6 KHz clock from the 20 cent micro plus. Neat usage of the attiny 10 here, thanks to my other project using it. The CPLD works with it, no problem.

### 1.8 Parsing of CPLD UART Stream

Back to the 14 bit stream...
I have the UART stream feeding into the Atmega328/Uno. For the code, I was unsure how to handle it at first, but then I realized a simple shift in would fit.

Situation: I have a serial UART stream at 6000 baud from the CPLD. However, it's not exactly UART. In fact, it has values of 6000 , which are over 8 bit. So I have a 14 bit serial stream. There is no stop bit after the 8 bits, and no two 8 bit bytes. So hardware serial will not work. ${ }^{5}$

Solution: I have a serial 14 bit stream at 6000 baud. The answer is to tie the 6000 Hz CLK to a pin on the Uno, and implement a shift in, so that every clock up, the value is read on the Serial / 14 bit pin. I do have a start bit, and I am not outputting all the time, so this will be one 14 bit value every second.

Problems: The Uno's digitalRead timing is not $100 \%$ As a result, some values are being read incorrectly. 5996 shows up as 5048 or similar. I need to go back and access the Input direct via register reads to speed things up. A Pin register access similar to:

```
Example Code Snippet
```

Let's demonstrate the use of the DDRx,
PORTx and PINx registers from the
following code snippet:
DDRC $=0 \mathrm{x} 0 \mathrm{~F}$;
PORTC $=0 \mathrm{xOC}$;

[^3]```
// lets assume a 4V supply comes to PORTC. }6\mathrm{ and Vcc = 5V
if (PINC == Ob01000000)
    PORTC = 0xOB;
else
    PORTC = 0x00;
```

Reference: http://maxembedded.com/2011/06/port-operations-in-avr/ may fix these issues. In the meantime, because the errors are consistent, I setup some LUTs ${ }^{6}$.

### 1.9 Max7219 8 digit 7-Segment Display via Uno

I didn't have any trouble getting the 7 segment to display with the Uno and the Max7219. Note that I avoided outputting the values via the CPLD. The Uno is just quicker to code this output. I used the LedControl library. I had to adopt a quick function to break down the values. The Max7219 does not take in variables, so instead, you feed it single digits. Therefore I needed to extract a single digit from the tens, hundreds, and thousands. See below:

```
//https://playground.arduino.cc/Main/LedControl/#Seg7Control
void printNumber(int v) {
    int ones;
    int tens;
    int hundreds;
    int thousands;
    boolean negative;
    if(v < -9999 || v > 9999)
        return;
    if(v<0) {
            negative=true;
            v=v*-1;
    }
    ones=v%10;
```

[^4]```
    v=v/10;
    tens=v%10;
    v=v/10;
    hundreds=v%10;
    v=v/10;
    thousands=v;
    /*if(negative) {
        //print character '-' in the leftmost column
        lc.setChar(0,4,'-',false);
    }
else {
        //print a blank in the sign column
        lc.setChar(0,4,' ',false);
}*/
//Now print the number digit by digit
lc.setDigit(0,3,(byte)thousands,false);
lc.setDigit(0,2,(byte)hundreds,false);
lc.setDigit(0,1,(byte)tens,false);
lc.setDigit(0,0,(byte)ones,false);
}
```

Note that I commented out the negative sign on this. My values are always positive.


Figure 3: Rev A. 60 Hz to 4 digits, is updated once per second.

### 1.10 Project Rev A Complete

With the above complete, I have an initial prototype. The issues with this are the following:

- Uno reads 14 bit serial stream wrong (timing issues)
- 7 segment display slightly bright
- Should add readout of 120 Volts (can get from transformer)
- Plywood should be replaced with fiberglass

It turns out that 4 digits on the display is the minimum for a project like this to be viable. 3 digits wouldn't be enough resolution, and 5 digits is not necessary (although nice). The values differ here from about 5996 to 6003 cycles per second.
Other than that, it is working, and will be setup and watched for a bit to enjoy the readout.

### 1.11 Related:

- https://shepherdingelectrons.blogspot.com/2020/07/uart-transceiver-for-breadboard-computer.html

This guide shows a UART created in TTL 74 logic. What's relevant to this project, is how he managed syncing the clocks.


[^0]:    ${ }^{1}$ Due to limitations of CPLD

[^1]:    ${ }^{2}$ Possibly I could use multiple smaller registers in a type of cascade, but let's not bother with that for now. I had 600 KHz resolution, until I added the UART out/
    ${ }^{3}$ Phantom 3 in Repairs 2019

[^2]:    ${ }^{4}$ It's possible they put the error in on purpose. It's really hard to tell...

[^3]:    ${ }^{5}$ I didn't want to deal with coding the UART into the CPLD. There are also size limitations.

[^4]:    ${ }^{6}$ Lookup tables, i.e. hard coded fixes. e.g. 5048 now converts to 5996.

