rev 149

ZMHW_Modector/pcb/README.md

@@ -6,4 +6,8 @@ pins as possible to make soldering quicker. To improve upon
 this:
 * Fix Enc being backwards
 * Use Nano instead of Uno (though the vreg might
-not be as good, so may want on board switcher...)
+not be as good, so may want on board switcher...)
+
+Rev 1.49
+
+Fixed backwards ENC pins.

ZMHW_Modector/pcb/gerbers_rev1.49/uno-B.Fab.gbr

@@ -0,0 +1,14 @@
+G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,5.0.2+dfsg1-1~bpo9+1*
+G04 #@! TF.CreationDate,2019-11-08T21:31:30-05:00*
+G04 #@! TF.ProjectId,uno,756e6f2e-6b69-4636-9164-5f7063625858,v1.0*
+G04 #@! TF.SameCoordinates,Original*
+G04 #@! TF.FileFunction,Other,Fab,Bot*
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 5.0.2+dfsg1-1~bpo9+1) date Fri 08 Nov 2019 09:31:30 PM EST*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 APERTURE END LIST*
+M02*

ZMHW_Modector/pcb/gerbers_rev1.49/uno-B.Paste.gbp

@@ -0,0 +1,15 @@
+G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,5.0.2+dfsg1-1~bpo9+1*
+G04 #@! TF.CreationDate,2019-11-08T21:31:29-05:00*
+G04 #@! TF.ProjectId,uno,756e6f2e-6b69-4636-9164-5f7063625858,v1.0*
+G04 #@! TF.SameCoordinates,Original*
+G04 #@! TF.FileFunction,Paste,Bot*
+G04 #@! TF.FilePolarity,Positive*
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 5.0.2+dfsg1-1~bpo9+1) date Fri 08 Nov 2019 09:31:29 PM EST*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 APERTURE END LIST*
+M02*

ZMHW_Modector/pcb/gerbers_rev1.49/uno-B.SilkS.gbo

@@ -0,0 +1,15 @@
+G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,5.0.2+dfsg1-1~bpo9+1*
+G04 #@! TF.CreationDate,2019-11-08T21:31:29-05:00*
+G04 #@! TF.ProjectId,uno,756e6f2e-6b69-4636-9164-5f7063625858,v1.0*
+G04 #@! TF.SameCoordinates,Original*
+G04 #@! TF.FileFunction,Legend,Bot*
+G04 #@! TF.FilePolarity,Positive*
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 5.0.2+dfsg1-1~bpo9+1) date Fri 08 Nov 2019 09:31:29 PM EST*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 APERTURE END LIST*
+M02*

ZMHW_Modector/pcb/gerbers_rev1.49/uno-Edge.Cuts.gm1

@@ -0,0 +1,66 @@
+G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,5.0.2+dfsg1-1~bpo9+1*
+G04 #@! TF.CreationDate,2019-11-08T21:31:29-05:00*
+G04 #@! TF.ProjectId,uno,756e6f2e-6b69-4636-9164-5f7063625858,v1.0*
+G04 #@! TF.SameCoordinates,Original*
+G04 #@! TF.FileFunction,Profile,NP*
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 5.0.2+dfsg1-1~bpo9+1) date Fri 08 Nov 2019 09:31:29 PM EST*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+%ADD10C,0.152400*%
+G04 APERTURE END LIST*
+D10*
+X79375000Y-49530000D02*
+X79375000Y-53340000D01*
+X76200000Y-57785000D02*
+X76200000Y-80010000D01*
+X76200000Y-57785000D02*
+X79375000Y-53340000D01*
+X64135000Y-33655000D02*
+X87630000Y-33655000D01*
+X64135000Y-41275000D02*
+X64135000Y-33655000D01*
+X55245000Y-50165000D02*
+X64135000Y-41275000D01*
+X50165000Y-50165000D02*
+X55245000Y-50165000D01*
+X50165000Y-57150000D02*
+X50165000Y-50165000D01*
+X44450000Y-57150000D02*
+X50165000Y-57150000D01*
+X44450000Y-69215000D02*
+X44450000Y-57150000D01*
+X37465000Y-69215000D02*
+X44450000Y-69215000D01*
+X37465000Y-75565000D02*
+X37465000Y-69215000D01*
+X76835000Y-111125000D02*
+X52705000Y-111125000D01*
+X46355000Y-85090000D02*
+X37465000Y-75565000D01*
+X52705000Y-85090000D02*
+X46355000Y-85090000D01*
+X52705000Y-111125000D02*
+X52705000Y-85090000D01*
+X79375000Y-45720000D02*
+X79375000Y-49530000D01*
+X87630000Y-45720000D02*
+X79375000Y-45720000D01*
+X87630000Y-33655000D02*
+X87630000Y-45720000D01*
+X78105000Y-110490000D02*
+X78105000Y-108585000D01*
+X78105000Y-111125000D02*
+X78105000Y-110490000D01*
+X76835000Y-111125000D02*
+X78105000Y-111125000D01*
+X78105000Y-90170000D02*
+X78105000Y-108585000D01*
+X76200000Y-87630000D02*
+X78105000Y-90170000D01*
+X76200000Y-80010000D02*
+X76200000Y-87630000D01*
+M02*

ZMHW_Modector/pcb/gerbers_rev1.49/uno-F.Paste.gtp

@@ -0,0 +1,51 @@
+G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,5.0.2+dfsg1-1~bpo9+1*
+G04 #@! TF.CreationDate,2019-11-08T21:31:29-05:00*
+G04 #@! TF.ProjectId,uno,756e6f2e-6b69-4636-9164-5f7063625858,v1.0*
+G04 #@! TF.SameCoordinates,Original*
+G04 #@! TF.FileFunction,Paste,Top*
+G04 #@! TF.FilePolarity,Positive*
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 5.0.2+dfsg1-1~bpo9+1) date Fri 08 Nov 2019 09:31:29 PM EST*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+%ADD10R,1.447600X0.847600*%
+%ADD11R,0.447600X1.397600*%
+%ADD12R,1.147600X1.347600*%
+G04 APERTURE END LIST*
+D10*
+G04 #@! TO.C,LED1*
+X69175000Y-73990000D03*
+X69175000Y-72390000D03*
+X69175000Y-70790000D03*
+X64175000Y-73990000D03*
+X64175000Y-72390000D03*
+X64175000Y-70790000D03*
+G04 #@! TD*
+D11*
+G04 #@! TO.C,U6*
+X57785000Y-87155000D03*
+X59055000Y-87155000D03*
+X60325000Y-87155000D03*
+X61595000Y-87155000D03*
+X61595000Y-81755000D03*
+X60325000Y-81755000D03*
+X59055000Y-81755000D03*
+X57785000Y-81755000D03*
+G04 #@! TD*
+D12*
+G04 #@! TO.C,C1*
+X71755000Y-69850000D03*
+X71755000Y-72550000D03*
+G04 #@! TD*
+G04 #@! TO.C,R1*
+X70485000Y-94060000D03*
+X70485000Y-91360000D03*
+G04 #@! TD*
+G04 #@! TO.C,R2*
+X73660000Y-78265000D03*
+X73660000Y-75565000D03*
+G04 #@! TD*
+M02*

ZMHW_Modector/pcb/gerbers_rev1.49/uno.drl

@@ -0,0 +1,151 @@
+M48
+;DRILL file {KiCad 5.0.2+dfsg1-1~bpo9+1} date Fri 08 Nov 2019 09:31:33 PM EST
+;FORMAT={-:-/ absolute / inch / decimal}
+FMAT,2
+INCH,TZ
+T1C0.0130
+T2C0.0315
+T3C0.0400
+T4C0.0472
+%
+G90
+G05
+T1
+X1.95Y-3.075
+X2.Y-2.175
+X2.Y-3.025
+X2.Y-3.075
+X2.Y-3.125
+X2.Y-3.175
+X2.Y-3.225
+X2.05Y-3.075
+X2.25Y-4.05
+X2.3Y-4.05
+X2.325Y-2.2
+X2.35Y-4.05
+X2.4Y-1.95
+X2.425Y-2.55
+X2.45Y-1.9
+X2.49Y-2.02
+X2.5Y-1.85
+X2.6Y-2.85
+X2.6Y-3.95
+X2.6Y-4.
+X2.6Y-4.05
+X2.65Y-2.475
+X2.69Y-2.14
+X2.7Y-2.275
+X2.725Y-2.4
+X2.75Y-2.
+X2.75Y-2.05
+X2.75Y-2.1
+X2.75Y-2.2
+X2.75Y-3.425
+X2.775Y-2.325
+X2.8Y-2.
+X2.8Y-2.05
+X2.8Y-2.1
+X2.8Y-3.1
+X2.85Y-1.925
+X2.85Y-2.
+X2.85Y-2.05
+X2.85Y-2.1
+X2.85Y-4.1
+X2.8915Y-2.8
+X2.8915Y-2.8415
+X2.9Y-1.875
+X2.9Y-1.925
+X2.9Y-2.
+X2.9Y-2.05
+X2.9Y-2.1
+X2.9Y-4.05
+X2.925Y-2.75
+X2.9497Y-1.5568
+X2.95Y-1.875
+X2.95Y-1.925
+X2.95Y-4.
+X3.05Y-1.7
+X3.05Y-1.875
+X3.05Y-1.925
+X3.05Y-1.975
+X3.1Y-1.65
+X3.15Y-1.6
+T2
+X2.15Y-3.675
+X2.25Y-3.675
+X2.35Y-3.675
+T3
+X2.575Y-1.425
+X2.575Y-1.525
+X2.575Y-1.625
+X2.575Y-1.725
+X2.575Y-1.825
+X1.65Y-3.05
+X2.575Y-1.925
+X2.675Y-1.425
+X2.675Y-1.525
+X2.675Y-1.625
+X2.675Y-1.725
+X2.675Y-1.825
+X2.675Y-1.925
+X2.15Y-3.2
+X2.15Y-3.3
+X2.15Y-3.4
+X2.15Y-3.5
+X1.7207Y-3.1207
+X1.7914Y-3.1914
+X3.Y-3.65
+X3.Y-3.75
+X3.Y-3.85
+X1.939Y-2.375
+X2.039Y-2.375
+X2.139Y-2.375
+X2.198Y-4.275
+X2.239Y-2.375
+X2.298Y-4.275
+X2.339Y-2.375
+X2.398Y-4.275
+X2.439Y-2.375
+X2.498Y-4.275
+X2.598Y-4.275
+X2.65Y-3.3
+X2.65Y-3.4
+X2.65Y-3.5
+X2.65Y-3.6
+X2.375Y-2.8
+X3.375Y-1.525
+X3.375Y-1.625
+X3.375Y-1.725
+X2.775Y-1.41
+X2.775Y-1.51
+X2.775Y-1.61
+X2.775Y-1.71
+X2.775Y-1.81
+X2.875Y-1.41
+X2.875Y-1.51
+X2.875Y-1.61
+X2.875Y-1.71
+X2.875Y-1.81
+X2.9Y-3.2
+X2.9Y-3.3
+X2.9Y-3.4
+X2.9Y-3.5
+X2.55Y-3.1
+X2.65Y-3.1
+X2.599Y-2.375
+X2.799Y-4.275
+X2.899Y-4.275
+X2.999Y-4.275
+X1.8Y-2.9
+X1.9Y-2.9
+X2.Y-2.9
+X2.1Y-2.9
+X2.6Y-3.825
+X2.7Y-3.825
+T4
+X1.975Y-2.775
+X2.125Y-2.775
+X1.975Y-2.625
+X2.125Y-2.625
+T0
+M30

ZMHW_Modector/pcb/uno.dsn

@@ -0,0 +1,813 @@
+(pcb /home/layoutdev/Desktop/code/documentation_general/Electronics_Projects_2019/ZMHW_Modector/pcb/uno.dsn
+  (parser
+    (string_quote ")
+    (space_in_quoted_tokens on)
+    (host_cad "KiCad's Pcbnew")
+    (host_version "5.0.2+dfsg1-1~bpo9+1")
+  )
+  (resolution um 10)
+  (unit um)
+  (structure
+    (layer F.Cu
+      (type signal)
+      (property
+        (index 0)
+      )
+    )
+    (layer B.Cu
+      (type signal)
+      (property
+        (index 1)
+      )
+    )
+    (boundary
+      (path pcb 0  87630 -45720  79375 -45720  79375 -53340  76200 -57785
+            76200 -87630  78105 -90170  78105 -111125  52705 -111125  52705 -85090
+            46355 -85090  37465 -75565  37465 -69215  44450 -69215  44450 -57150
+            50165 -57150  50165 -50165  55245 -50165  64135 -41275  64135 -33655
+            87630 -33655  87630 -45720)
+    )
+    (plane GND (polygon F.Cu 0  86995 -34290  64770 -34290  64770 -41910  55245 -50800
+            50800 -50800  50800 -57785  45085 -57785  45085 -69850  38100 -69850
+            38100 -75565  46355 -84455  53340 -84455  53340 -110490  77470 -110490
+            77470 -90170  75565 -87630  75565 -57150  78740 -52705  78740 -45085
+            86995 -45085  86995 -34925  86995 -34290))
+    (plane GND (polygon B.Cu 0  86995 -34290  64770 -34290  64770 -41910  55245 -50800
+            50800 -50800  50800 -57785  45085 -57785  45085 -69850  38100 -69850
+            38100 -75565  46355 -84455  53340 -84455  53340 -110490  77470 -110490
+            77470 -90170  75565 -87630  75565 -57150  78740 -52705  78740 -45085
+            86995 -45085  86995 -34925  86995 -34290))
+    (via "Via[0-1]_685.8:330.2_um")
+    (rule
+      (width 254)
+      (clearance 254.1)
+      (clearance 254.1 (type default_smd))
+      (clearance 63.5 (type smd_smd))
+    )
+  )
+  (placement
+    (component Pin_Headers:Pin_Header_Straight_1x03
+      (place P99 76200 -92710 front 0 (PN CONN_01X03))
+      (place P8 41910 -77470 front 45 (PN CONN_01X03))
+    )
+    (component "footprints:ARDUINO-101-SHIELD_EASYTOSOLDER_VERS"
+      (place U5 43129.2 -108585 front 0 (PN "ARDUINO-101-SHIELD"))
+    )
+    (component Pin_Headers:Pin_Header_Straight_1x04
+      (place P1 67310 -91440 front 180 (PN CONN_01X04))
+    )
+    (component "LEDs:LED_WS2812-PLCC6"
+      (place LED1 66675 -72390 front 0 (PN WS2812))
+    )
+    (component Pin_Headers:Pin_Header_Straight_2x05
+      (place P2 73025 -45974 front 180 (PN CONN_02X05))
+    )
+    (component "Wire_Pads:SolderWirePad_2x_1-2mmDrill"
+      (place P3 52070 -70485 front 0 (PN CONN_01X02))
+    )
+    (component "Wire_Pads:SolderWirePad_2x_1-2mmDrill::1"
+      (place P4 52070 -66675 front 0 (PN CONN_01X02))
+    )
+    (component Pin_Headers:Pin_Header_Straight_1x04::1
+      (place P5 54610 -88900 front 180 (PN CONN_01X04))
+      (place P14 73660 -81280 front 0 (PN CONN_01X04))
+      (place P15 45720 -73660 front 90 (PN CONN_01X04))
+    )
+    (component Pin_Headers:Pin_Header_Straight_1x01
+      (place P6 60325 -71120 front 0 (PN CONN_01X01))
+    )
+    (component Pin_Headers:Pin_Header_Straight_2x06
+      (place P7 67945 -48895 front 180 (PN CONN_02X06))
+    )
+    (component Pin_Headers:Pin_Header_Straight_1x03::1
+      (place P98 85725 -38735 front 0 (PN CONN_01X03))
+    )
+    (component "TO_SOT_Packages_THT:TO-92_Inline_Wide"
+      (place P10 54610 -93345 front 0 (PN CONN_01X03))
+    )
+    (component "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
+      (place U6 59690 -84455 front 90 (PN "LM35-D"))
+    )
+    (component Resistors_SMD:R_0805_HandSoldering
+      (place C1 71755 -71200 front 90 (PN 1uf))
+    )
+    (component Resistors_SMD:R_0805_HandSoldering::1
+      (place R1 70485 -92710 front 90 (PN 470))
+      (place R2 73660 -76915 front 90 (PN 10K))
+    )
+    (component SteakElectronics:steakelectronics
+      (place G*** 61595 -52832 front 6 (PN LOGO))
+    )
+    (component Pin_Headers:Pin_Header_Straight_1x02
+      (place P11 68580 -97155 front 270 (PN CONN_01X02))
+    )
+    (component Pin_Headers:Pin_Header_Straight_1x02::1
+      (place P12 64770 -78740 front 90 (PN CONN_01X02))
+    )
+  )
+  (library
+    (image Pin_Headers:Pin_Header_Straight_1x03
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 150  1270 -6350  1270 -1270))
+      (outline (path signal 150  -1270 -6350  1270 -6350))
+      (outline (path signal 150  -1270 -1270  -1270 -6350))
+      (outline (path signal 50  -1750 -6850  1750 -6850))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  1750 1750  1750 -6850))
+      (outline (path signal 50  -1750 1750  -1750 -6850))
+      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
+      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
+      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
+    )
+    (image "footprints:ARDUINO-101-SHIELD_EASYTOSOLDER_VERS"
+      (outline (path signal 50  24630 1750  24630 -1750))
+      (outline (path signal 150  24130 -1270  24130 1270))
+      (outline (path signal 150  26593.8 -1295.4  26593.8 1244.6))
+      (outline (path signal 50  26215.4 1724.6  26215.4 -1775.4))
+      (outline (path signal 150  21513.8 46990  21513.8 49530))
+      (outline (path signal 50  21135.4 50010  21135.4 46510))
+      (outline (path signal 150  20091.4 46990  20091.4 49530))
+      (outline (path signal 50  20591.4 50010  20591.4 46510))
+      (pin Oval[A]Pad_1727.2x2032_um 3V3 12700 0)
+      (pin Oval[A]Pad_1727.2x2032_um 5V 15240 0)
+      (pin Oval[A]Pad_1727.2x2032_um GND1 17780 0)
+      (pin Oval[A]Pad_1727.2x2032_um GND2 20320 0)
+      (pin Oval[A]Pad_1727.2x2032_um VIN 22860 0)
+      (pin Oval[A]Pad_1727.2x2032_um A0 27965.4 0)
+      (pin Oval[A]Pad_1727.2x2032_um A1 30505.4 0)
+      (pin Oval[A]Pad_1727.2x2032_um A2 33045.4 0)
+      (pin Oval[A]Pad_1727.2x2032_um D7 22885.4 48260)
+      (pin Oval[A]Pad_1727.2x2032_um D13 6121.4 48260)
+      (pin Oval[A]Pad_1727.2x2032_um D12 8661.4 48260)
+      (pin Oval[A]Pad_1727.2x2032_um D11 11201.4 48260)
+      (pin Oval[A]Pad_1727.2x2032_um D8 18821.4 48260)
+      (pin Oval[A]Pad_1727.2x2032_um D9 16281.4 48260)
+      (pin Oval[A]Pad_1727.2x2032_um D10 13741.4 48260)
+    )
+    (image Pin_Headers:Pin_Header_Straight_1x04
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  -1270 -8890  1270 -8890))
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 150  1270 -1270  1270 -8890))
+      (outline (path signal 150  -1270 -1270  -1270 -8890))
+      (outline (path signal 50  -1750 -9400  1750 -9400))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  1750 1750  1750 -9400))
+      (outline (path signal 50  -1750 1750  -1750 -9400))
+      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
+      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
+      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
+      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
+    )
+    (image "LEDs:LED_WS2812-PLCC6"
+      (outline (path signal 50  3750 2850  -3750 2850))
+      (outline (path signal 50  3750 -2850  3750 2850))
+      (outline (path signal 50  -3750 -2850  3750 -2850))
+      (outline (path signal 50  -3750 2850  -3750 -2850))
+      (outline (path signal 100  -2500 1500  -1500 2500))
+      (outline (path signal 100  -2500 2500  2500 2500))
+      (outline (path signal 100  2500 2500  2500 -2500))
+      (outline (path signal 100  2500 -2500  -2500 -2500))
+      (outline (path signal 100  -2500 -2500  -2500 2500))
+      (outline (path signal 150  -3500 -2500  3500 -2500))
+      (outline (path signal 150  -3500 1550  -3500 2550))
+      (outline (path signal 150  -3500 2550  3500 2550))
+      (outline (path signal 100  2000 0  1918.99 -563.465  1682.51 -1081.28  1309.72 -1511.5
+            830.83 -1819.26  284.63 -1979.64  -284.63 -1979.64  -830.83 -1819.26
+            -1309.72 -1511.5  -1682.51 -1081.28  -1918.99 -563.465  -2000 0
+            -1918.99 563.465  -1682.51 1081.28  -1309.72 1511.5  -830.83 1819.26
+            -284.63 1979.64  284.63 1979.64  830.83 1819.26  1309.72 1511.5
+            1682.51 1081.28  1918.99 563.465  2000 0))
+      (pin Rect[T]Pad_1600x1000_um 4 2500 -1600)
+      (pin Rect[T]Pad_1600x1000_um 5 2500 0)
+      (pin Rect[T]Pad_1600x1000_um 6 2500 1600)
+      (pin Rect[T]Pad_1600x1000_um 3 -2500 -1600)
+      (pin Rect[T]Pad_1600x1000_um 2 -2500 0)
+      (pin Rect[T]Pad_1600x1000_um 1 -2500 1600)
+    )
+    (image Pin_Headers:Pin_Header_Straight_2x05
+      (outline (path signal 50  -1750 1750  -1750 -11950))
+      (outline (path signal 50  4300 1750  4300 -11950))
+      (outline (path signal 50  -1750 1750  4300 1750))
+      (outline (path signal 50  -1750 -11950  4300 -11950))
+      (outline (path signal 150  3810 1270  3810 -11430))
+      (outline (path signal 150  3810 -11430  -1270 -11430))
+      (outline (path signal 150  -1270 -11430  -1270 -1270))
+      (outline (path signal 150  3810 1270  1270 1270))
+      (outline (path signal 150  0 1550  -1550 1550))
+      (outline (path signal 150  1270 1270  1270 -1270))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  -1550 1550  -1550 0))
+      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
+      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
+      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
+      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
+      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
+      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
+      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
+      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
+      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
+      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
+    )
+    (image "Wire_Pads:SolderWirePad_2x_1-2mmDrill"
+      (pin Round[A]Pad_2999.74_um 1 -1905 0)
+      (pin Round[A]Pad_2999.74_um 2 1905 0)
+    )
+    (image "Wire_Pads:SolderWirePad_2x_1-2mmDrill::1"
+      (pin Round[A]Pad_2999.74_um 2 1905 0)
+      (pin Round[A]Pad_2999.74_um 1 -1905 0)
+    )
+    (image Pin_Headers:Pin_Header_Straight_1x04::1
+      (outline (path signal 50  -1750 1750  -1750 -9400))
+      (outline (path signal 50  1750 1750  1750 -9400))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  -1750 -9400  1750 -9400))
+      (outline (path signal 150  -1270 -1270  -1270 -8890))
+      (outline (path signal 150  1270 -1270  1270 -8890))
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 150  -1270 -8890  1270 -8890))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
+      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
+      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
+      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
+    )
+    (image Pin_Headers:Pin_Header_Straight_1x01
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 50  -1750 1750  -1750 -1750))
+      (outline (path signal 50  1750 1750  1750 -1750))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  -1750 -1750  1750 -1750))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (outline (path signal 150  -1270 -1270  1270 -1270))
+      (pin Rect[A]Pad_2235.2x2235.2_um 1 0 0)
+    )
+    (image Pin_Headers:Pin_Header_Straight_2x06
+      (outline (path signal 50  -1750 1750  -1750 -14450))
+      (outline (path signal 50  4300 1750  4300 -14450))
+      (outline (path signal 50  -1750 1750  4300 1750))
+      (outline (path signal 50  -1750 -14450  4300 -14450))
+      (outline (path signal 150  3810 -13970  3810 1270))
+      (outline (path signal 150  -1270 -1270  -1270 -13970))
+      (outline (path signal 150  3810 -13970  -1270 -13970))
+      (outline (path signal 150  3810 1270  1270 1270))
+      (outline (path signal 150  0 1550  -1550 1550))
+      (outline (path signal 150  1270 1270  1270 -1270))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  -1550 1550  -1550 0))
+      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
+      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
+      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
+      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
+      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
+      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
+      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
+      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
+      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
+      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
+      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
+      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
+    )
+    (image Pin_Headers:Pin_Header_Straight_1x03::1
+      (outline (path signal 50  -1750 1750  -1750 -6850))
+      (outline (path signal 50  1750 1750  1750 -6850))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  -1750 -6850  1750 -6850))
+      (outline (path signal 150  -1270 -1270  -1270 -6350))
+      (outline (path signal 150  -1270 -6350  1270 -6350))
+      (outline (path signal 150  1270 -6350  1270 -1270))
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
+      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
+      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
+    )
+    (image "TO_SOT_Packages_THT:TO-92_Inline_Wide"
+      (outline (path signal 50  -1000 -1950  -1000 2650))
+      (outline (path signal 50  -1000 -1950  6100 -1950))
+      (outline (path signal 150  840 -1700  4240 -1700))
+      (outline (path signal 50  -1000 2650  6100 2650))
+      (outline (path signal 50  6100 -1950  6100 2650))
+      (pin Round[A]Pad_1524_um (rotate 90) 2 2540 0)
+      (pin Round[A]Pad_1524_um (rotate 90) 3 5080 0)
+      (pin Round[A]Pad_1524_um (rotate 90) 1 0 0)
+    )
+    (image "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
+      (outline (path signal 150  -950 2450  1950 2450))
+      (outline (path signal 150  1950 2450  1950 -2450))
+      (outline (path signal 150  1950 -2450  -1950 -2450))
+      (outline (path signal 150  -1950 -2450  -1950 1450))
+      (outline (path signal 150  -1950 1450  -950 2450))
+      (outline (path signal 50  -3750 2750  -3750 -2750))
+      (outline (path signal 50  3750 2750  3750 -2750))
+      (outline (path signal 50  -3750 2750  3750 2750))
+      (outline (path signal 50  -3750 -2750  3750 -2750))
+      (outline (path signal 150  -2075 2575  -2075 2525))
+      (outline (path signal 150  2075 2575  2075 2430))
+      (outline (path signal 150  2075 -2575  2075 -2430))
+      (outline (path signal 150  -2075 -2575  -2075 -2430))
+      (outline (path signal 150  -2075 2575  2075 2575))
+      (outline (path signal 150  -2075 -2575  2075 -2575))
+      (outline (path signal 150  -2075 2525  -3475 2525))
+      (pin Rect[T]Pad_1550x600_um 1 -2700 1905)
+      (pin Rect[T]Pad_1550x600_um 2 -2700 635)
+      (pin Rect[T]Pad_1550x600_um 3 -2700 -635)
+      (pin Rect[T]Pad_1550x600_um 4 -2700 -1905)
+      (pin Rect[T]Pad_1550x600_um 5 2700 -1905)
+      (pin Rect[T]Pad_1550x600_um 6 2700 -635)
+      (pin Rect[T]Pad_1550x600_um 7 2700 635)
+      (pin Rect[T]Pad_1550x600_um 8 2700 1905)
+    )
+    (image Resistors_SMD:R_0805_HandSoldering
+      (outline (path signal 150  -600 875  600 875))
+      (outline (path signal 150  600 -875  -600 -875))
+      (outline (path signal 50  2400 1000  2400 -1000))
+      (outline (path signal 50  -2400 1000  -2400 -1000))
+      (outline (path signal 50  -2400 -1000  2400 -1000))
+      (outline (path signal 50  -2400 1000  2400 1000))
+      (outline (path signal 100  -1000 625  1000 625))
+      (outline (path signal 100  1000 625  1000 -625))
+      (outline (path signal 100  1000 -625  -1000 -625))
+      (outline (path signal 100  -1000 -625  -1000 625))
+      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
+      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
+    )
+    (image Resistors_SMD:R_0805_HandSoldering::1
+      (outline (path signal 100  -1000 -625  -1000 625))
+      (outline (path signal 100  1000 -625  -1000 -625))
+      (outline (path signal 100  1000 625  1000 -625))
+      (outline (path signal 100  -1000 625  1000 625))
+      (outline (path signal 50  -2400 1000  2400 1000))
+      (outline (path signal 50  -2400 -1000  2400 -1000))
+      (outline (path signal 50  -2400 1000  -2400 -1000))
+      (outline (path signal 50  2400 1000  2400 -1000))
+      (outline (path signal 150  600 -875  -600 -875))
+      (outline (path signal 150  -600 875  600 875))
+      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
+      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
+    )
+    (image SteakElectronics:steakelectronics
+    )
+    (image Pin_Headers:Pin_Header_Straight_1x02
+      (outline (path signal 150  -1270 -3810  1270 -3810))
+      (outline (path signal 150  -1270 -1270  -1270 -3810))
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 50  -1750 -4300  1750 -4300))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  1750 1750  1750 -4300))
+      (outline (path signal 50  -1750 1750  -1750 -4300))
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 150  1270 -1270  1270 -3810))
+      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
+      (pin Rect[A]Pad_2032x2032_um 1 0 0)
+    )
+    (image Pin_Headers:Pin_Header_Straight_1x02::1
+      (outline (path signal 150  1270 -1270  1270 -3810))
+      (outline (path signal 150  1550 1550  1550 0))
+      (outline (path signal 50  -1750 1750  -1750 -4300))
+      (outline (path signal 50  1750 1750  1750 -4300))
+      (outline (path signal 50  -1750 1750  1750 1750))
+      (outline (path signal 50  -1750 -4300  1750 -4300))
+      (outline (path signal 150  1270 -1270  -1270 -1270))
+      (outline (path signal 150  -1550 0  -1550 1550))
+      (outline (path signal 150  -1550 1550  1550 1550))
+      (outline (path signal 150  -1270 -1270  -1270 -3810))
+      (outline (path signal 150  -1270 -3810  1270 -3810))
+      (pin Rect[A]Pad_2032x2032_um 1 0 0)
+      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
+    )
+    (padstack Round[A]Pad_1524_um
+      (shape (circle F.Cu 1524))
+      (shape (circle B.Cu 1524))
+      (attach off)
+    )
+    (padstack Round[A]Pad_2999.74_um
+      (shape (circle F.Cu 2999.74))
+      (shape (circle B.Cu 2999.74))
+      (attach off)
+    )
+    (padstack Oval[A]Pad_2032x1727.2_um
+      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
+      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
+      (attach off)
+    )
+    (padstack Oval[A]Pad_1727.2x2032_um
+      (shape (path F.Cu 1727.2  0 -152.4  0 152.4))
+      (shape (path B.Cu 1727.2  0 -152.4  0 152.4))
+      (attach off)
+    )
+    (padstack Oval[A]Pad_1727.2x1727.2_um
+      (shape (path F.Cu 1727.2  0 0  0 0))
+      (shape (path B.Cu 1727.2  0 0  0 0))
+      (attach off)
+    )
+    (padstack Oval[A]Pad_2032x2032_um
+      (shape (path F.Cu 2032  0 0  0 0))
+      (shape (path B.Cu 2032  0 0  0 0))
+      (attach off)
+    )
+    (padstack Rect[A]Pad_2032x2032_um
+      (shape (rect F.Cu -1016 -1016 1016 1016))
+      (shape (rect B.Cu -1016 -1016 1016 1016))
+      (attach off)
+    )
+    (padstack Rect[A]Pad_2032x1727.2_um
+      (shape (rect F.Cu -1016 -863.6 1016 863.6))
+      (shape (rect B.Cu -1016 -863.6 1016 863.6))
+      (attach off)
+    )
+    (padstack Rect[A]Pad_2235.2x2235.2_um
+      (shape (rect F.Cu -1117.6 -1117.6 1117.6 1117.6))
+      (shape (rect B.Cu -1117.6 -1117.6 1117.6 1117.6))
+      (attach off)
+    )
+    (padstack Rect[T]Pad_1500x1300_um
+      (shape (rect F.Cu -750 -650 750 650))
+      (attach off)
+    )
+    (padstack Rect[T]Pad_1550x600_um
+      (shape (rect F.Cu -775 -300 775 300))
+      (attach off)
+    )
+    (padstack Rect[T]Pad_1600x1000_um
+      (shape (rect F.Cu -800 -500 800 500))
+      (attach off)
+    )
+    (padstack Rect[A]Pad_1727.2x1727.2_um
+      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
+      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
+      (attach off)
+    )
+    (padstack "Via[0-1]_685.8:330.2_um"
+      (shape (circle F.Cu 685.8))
+      (shape (circle B.Cu 685.8))
+      (attach off)
+    )
+  )
+  (network
+    (net GND
+      (pins P99-3 U5-GND1 U5-GND2 LED1-6 P2-10 P5-1 P5-2 P5-3 P5-4 P7-1 P7-11 P8-3
+        P98-3 P10-3 U6-4 C1-2 P11-2 P12-2 P14-4)
+    )
+    (net +5V
+      (pins P99-1 U5-5V P1-4 P1-3 P1-2 P1-1 LED1-5 LED1-3 P4-1 P8-1 P98-1 P10-1 U6-8
+        C1-1 P14-1 R2-1)
+    )
+    (net /UNUSED
+      (pins LED1-1 P6-1)
+    )
+    (net /VCC_Branch
+      (pins P2-9 P3-2 P4-2 P7-12)
+    )
+    (net /RST
+      (pins P2-8 P7-4)
+    )
+    (net /CS
+      (pins U5-D10 P2-7 P7-3)
+    )
+    (net /D13
+      (pins U5-D13 P2-6 P7-6)
+    )
+    (net /D11
+      (pins U5-D11 P2-5 P7-5)
+    )
+    (net /D12
+      (pins U5-D12 P2-4 P7-8)
+    )
+    (net /WOL
+      (pins P2-3 P7-7)
+    )
+    (net /INT
+      (pins P2-2 P7-10)
+    )
+    (net /CLKOUT
+      (pins P2-1 P7-9)
+    )
+    (net +3V3
+      (pins U5-3V3 P3-1 P15-1 P15-2 P15-3 P15-4)
+    )
+    (net /Q3
+      (pins P7-2)
+    )
+    (net /A0
+      (pins U5-A0 P10-2 U6-1)
+    )
+    (net VIN
+      (pins U5-VIN)
+    )
+    (net /A1
+      (pins U5-A1 P11-1)
+    )
+    (net /A2
+      (pins U5-A2 R1-1)
+    )
+    (net /D7
+      (pins U5-D7 P14-2 R2-2)
+    )
+    (net /D8
+      (pins P99-2 U5-D8 P8-2)
+    )
+    (net /D9
+      (pins U5-D9 P98-2 P12-1)
+    )
+    (net "Net-(U6-Pad2)"
+      (pins U6-2)
+    )
+    (net "Net-(U6-Pad3)"
+      (pins U6-3)
+    )
+    (net "Net-(U6-Pad5)"
+      (pins U6-5)
+    )
+    (net "Net-(U6-Pad6)"
+      (pins U6-6)
+    )
+    (net "Net-(U6-Pad7)"
+      (pins U6-7)
+    )
+    (net "Net-(LED1-Pad2)"
+      (pins LED1-2 R1-2)
+    )
+    (net "Net-(P14-Pad3)"
+      (pins P14-3)
+    )
+    (class kicad_default "" +3V3 +5V /A0 /A1 /A2 /CLKOUT /CS /D11 /D12 /D13
+      /D7 /D8 /D9 /INT /Q3 /RST /UNUSED /VCC_Branch /WOL GND "Net-(LED1-Pad2)"
+      "Net-(P14-Pad3)" "Net-(U6-Pad2)" "Net-(U6-Pad3)" "Net-(U6-Pad5)" "Net-(U6-Pad6)"
+      "Net-(U6-Pad7)" VIN
+      (circuit
+        (use_via Via[0-1]_685.8:330.2_um)
+      )
+      (rule
+        (width 254)
+        (clearance 254.1)
+      )
+    )
+  )
+  (wiring
+    (wire (path B.Cu 508  78105 -46163.8  80453.8 -43815)(net GND)(type protect))
+    (wire (path F.Cu 508  61595 -91440  61595 -87155)(net GND)(type protect))
+    (wire (path F.Cu 508  59690 -93345  61595 -91440)(net GND)(type protect))
+    (wire (path F.Cu 508  70815 -70790  71755 -69850)(net GND)(type protect))
+    (wire (path F.Cu 508  69175 -70790  70815 -70790)(net GND)(type protect))
+    (wire (path F.Cu 508  71755 -69850  74295 -69850  74295 -69850)(net GND)(type protect))
+    (wire (path F.Cu 508  63246 -51308  65278 -51308  68326 -54356  68326 -54356)(net GND)(type protect))
+    (wire (path F.Cu 508  51435 -55880  50800 -55245)(net GND)(type protect))
+    (wire (path F.Cu 508  59055 -55880  51435 -55880)(net GND)(type protect))
+    (wire (path B.Cu 508  79667.1 -40297.1  80010 -40640)(net GND)(type protect))
+    (wire (path B.Cu 508  73812.4 -34442.4  79667.1 -40297.1)(net GND)(type protect))
+    (wire (path B.Cu 762  71348.6 -34721.8  71628 -34442.4)(net GND)(type protect))
+    (wire (path B.Cu 762  71348.6 -34950.4  71348.6 -34721.8)(net GND)(type protect))
+    (wire (path B.Cu 508  69697.6 -34442.4  71628 -34442.4)(net GND)(type protect))
+    (wire (path B.Cu 762  70485 -35814  71348.6 -34950.4)(net GND)(type protect))
+    (wire (path B.Cu 508  71628 -34442.4  73812.4 -34442.4)(net GND)(type protect))
+    (wire (path B.Cu 762  69469 -34798  69342 -34798)(net GND)(type protect))
+    (wire (path B.Cu 762  70485 -35814  69469 -34798)(net GND)(type protect))
+    (wire (path B.Cu 508  69342 -34798  69697.6 -34442.4)(net GND)(type protect))
+    (wire (path B.Cu 508  67945 -36195  69342 -34798)(net GND)(type protect))
+    (wire (path B.Cu 762  67945 -36195  67056 -35306)(net GND)(type protect))
+    (wire (path B.Cu 762  65532 -51308  63246 -51308)(net GND)(type protect))
+    (wire (path B.Cu 762  67945 -48895  65532 -51308)(net GND)(type protect))
+    (wire (path B.Cu 1270  67945 -48895  69596 -48895)(net GND)(type protect))
+    (wire (path F.Cu 508  69335 -72550  69175 -72390)(net +5V)(type protect))
+    (wire (path F.Cu 508  71755 -72550  69335 -72550)(net +5V)(type protect))
+    (wire (path F.Cu 762  67310 -93065.6  67310 -91440)(net +5V)(type protect))
+    (wire (path F.Cu 762  63546 -96829.6  67310 -93065.6)(net +5V)(type protect))
+    (wire (path F.Cu 762  63546 -103256  63546 -96829.6)(net +5V)(type protect))
+    (wire (path F.Cu 762  58369.2 -108433  63546 -103256)(net +5V)(type protect))
+    (wire (path F.Cu 762  58369.2 -108585  58369.2 -108433)(net +5V)(type protect))
+    (wire (path F.Cu 762  67310 -91440  67310 -83820)(net +5V)(type protect))
+    (wire (path F.Cu 762  64538.5 -73525  57019.9 -73525)(net +5V)(type protect))
+    (wire (path F.Cu 762  69088 -78074.5  64538.5 -73525)(net +5V)(type protect))
+    (wire (path F.Cu 762  67462.4 -83820  69088 -82194.4  69088 -78074.5)(net +5V)(type protect))
+    (wire (path F.Cu 762  67310 -83820  67462.4 -83820)(net +5V)(type protect))
+    (wire (path F.Cu 762  51664.9 -65175.1  50165 -66675)(net +5V)(type protect))
+    (wire (path F.Cu 762  54999.7 -64540.1  52299.9 -64540.1)(net +5V)(type protect))
+    (wire (path F.Cu 762  56109.9 -65650.3  54999.7 -64540.1)(net +5V)(type protect))
+    (wire (path F.Cu 762  56109.9 -72615  56109.9 -65650.3)(net +5V)(type protect))
+    (wire (path F.Cu 762  52299.9 -64540.1  51664.9 -65175.1)(net +5V)(type protect))
+    (wire (path F.Cu 762  57019.9 -73525  56109.9 -72615)(net +5V)(type protect))
+    (wire (path F.Cu 508  73660 -81280  73660 -78265)(net +5V)(type protect))
+    (wire (path F.Cu 508  73660 -78165  71755 -76260)(net +5V)(type protect))
+    (wire (path F.Cu 508  71755 -73808  71755 -72550)(net +5V)(type protect))
+    (wire (path F.Cu 508  73660 -78265  73660 -78165)(net +5V)(type protect))
+    (wire (path F.Cu 508  69088 -78074.5  69880.5 -78074.5  71755 -76200  71755 -73808)(net +5V)(type protect))
+    (wire (path F.Cu 508  71755 -76260  71755 -76200)(net +5V)(type protect))
+    (wire (path F.Cu 508  41910 -76148.7  41910 -77470)(net +5V)(type protect))
+    (wire (path F.Cu 508  41910 -74676  41910 -76148.7)(net +5V)(type protect))
+    (wire (path F.Cu 508  48411.1 -68174.9  41910 -74676)(net +5V)(type protect))
+    (wire (path F.Cu 508  48665.1 -68174.9  48411.1 -68174.9)(net +5V)(type protect))
+    (wire (path F.Cu 508  50165 -66675  48665.1 -68174.9)(net +5V)(type protect))
+    (wire (path F.Cu 508  56997.6 -110109  54864 -110109)(net +5V)(type protect))
+    (wire (path F.Cu 508  58369.2 -108737  56997.6 -110109)(net +5V)(type protect))
+    (wire (path F.Cu 508  58369.2 -108585  58369.2 -108737)(net +5V)(type protect))
+    (wire (path F.Cu 508  53848 -94107  54610 -93345)(net +5V)(type protect))
+    (wire (path F.Cu 508  53848 -109093  53848 -94107)(net +5V)(type protect))
+    (wire (path F.Cu 508  54864 -110109  53848 -109093)(net +5V)(type protect))
+    (wire (path F.Cu 508  57785 -83038  57785 -81755)(net +5V)(type protect))
+    (wire (path F.Cu 508  56388 -84435  57785 -83038)(net +5V)(type protect))
+    (wire (path F.Cu 508  56388 -91567  56388 -84435)(net +5V)(type protect))
+    (wire (path F.Cu 508  54610 -93345  56388 -91567)(net +5V)(type protect))
+    (wire (path F.Cu 508  68580 -92710  67310 -91440)(net +5V)(type protect))
+    (wire (path F.Cu 508  76200 -92710  68580 -92710)(net +5V)(type protect))
+    (wire (path B.Cu 508  73444.1 -56085.2  73444.1 -71120)(net +5V)(type protect))
+    (wire (path B.Cu 508  85725 -38735  84201 -38735  75780.9 -47155.1)(net +5V)(type protect))
+    (wire (path B.Cu 508  75780.9 -53748.4  73444.1 -56085.2)(net +5V)(type protect))
+    (wire (path B.Cu 508  75780.9 -47155.1  75780.9 -53748.4)(net +5V)(type protect))
+    (wire (path B.Cu 508  73444.1 -72174.1  73444.1 -72174.1)(net +5V)(type protect))
+    (wire (path F.Cu 508  73444.1 -71120  73444.1 -72174.1)(net +5V)(type protect))
+    (wire (path F.Cu 508  72130.9 -72174.1  71755 -72550)(net +5V)(type protect))
+    (wire (path F.Cu 508  73444.1 -72174.1  72130.9 -72174.1)(net +5V)(type protect))
+    (wire (path F.Cu 508  60655 -70790  60325 -71120)(net /UNUSED)(type protect))
+    (wire (path F.Cu 508  64175 -70790  60655 -70790)(net /UNUSED)(type protect))
+    (wire (path B.Cu 762  53975 -70485  53975 -66675)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 762  64516 -60031.4  64516 -54864)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 762  57872.4 -66675  64516 -60031.4)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 762  53975 -66675  57872.4 -66675)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 762  64516 -54864  68580 -50800  69850 -50800)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 762  68580 -50800  68580 -50800)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 762  69850 -50800  71120 -50800  72390 -50800  73660 -50800)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  68580 -50800  73660 -50800)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  73660 -52070  73660 -52070)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  69850 -52070  69850 -52070)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  69850 -50800  69850 -52070)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  73660 -52070  73660 -53340  72390 -53340)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  69850 -52070  71120 -52070  72390 -52070)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  73660 -52070  73660 -50800)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  73660 -53340  73660 -53340)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  72390 -53340  71120 -53340  69850 -53340  69850 -53340)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 1270  69850 -50800  73660 -50800  73660 -53340  69850 -53340)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 1270  69850 -52070  72390 -52070)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  69850 -53340  69850 -52070)(net /VCC_Branch)(type protect))
+    (wire (path B.Cu 1270  72390 -52070  73660 -52070)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  69850 -49987.7  69850 -50165)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  69850 -50800  69850 -50165)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  67157.6 -34442.4  67437 -34442.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  65405 -36195  67157.6 -34442.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  67437 -34442.4  69638.7 -34442.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 508  71653.4 -34442.4  69638.7 -34442.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  72161.4 -34950.4  71653.4 -34442.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  73025 -35814  72161.4 -34950.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  73888.6 -36677.6  73025 -35814)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  75907.9 -38696.9  73888.6 -36677.6)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  75907.9 -49364.4  75907.9 -38696.9)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  75399.4 -49872.9  75907.9 -49364.4)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 762  70446.9 -49872.9  75399.4 -49872.9)(net /VCC_Branch)(type protect))
+    (wire (path F.Cu 508  56870.6 -60325  56870.6 -60172.6)(net /CS)(type protect))
+    (wire (path B.Cu 152.4  56870.6 -60325  56870.6 -60172.6)(net /CS)(type protect))
+    (wire (path B.Cu 152.4  49250.6 -60325  49250.6 -60477.4  50850.8 -62077.6  56958.7 -62077.6)(net /D13)(type protect))
+    (wire (path B.Cu 152.4  58064.4 -60971.9  58064.4 -59553.5)(net /D13)(type protect))
+    (wire (path B.Cu 152.4  56958.7 -62077.6  58064.4 -60971.9)(net /D13)(type protect))
+    (wire (path B.Cu 152.4  54330.6 -60325  54330.6 -52095.4)(net /D11)(type protect))
+    (wire (path B.Cu 152.4  55524.4 -60971.9  55524.4 -56743.6)(net /D12)(type protect))
+    (wire (path B.Cu 152.4  54825.1 -61671.2  55524.4 -60971.9)(net /D12)(type protect))
+    (wire (path B.Cu 152.4  52984.4 -61671.2  54825.1 -61671.2)(net /D12)(type protect))
+    (wire (path B.Cu 152.4  51790.6 -60477.4  52984.4 -61671.2)(net /D12)(type protect))
+    (wire (path B.Cu 152.4  51790.6 -60325  51790.6 -60477.4)(net /D12)(type protect))
+    (wire (path F.Cu 508  55829.2 -108585  55829.2 -108433)(net +3V3)(type protect))
+    (wire (path F.Cu 762  47345.6 -73660  45720 -73660)(net +3V3)(type protect))
+    (wire (path F.Cu 762  55718 -73660  47345.6 -73660)(net +3V3)(type protect))
+    (wire (path F.Cu 762  62530 -80472  55718 -73660)(net +3V3)(type protect))
+    (wire (path F.Cu 762  62530 -95280.2  62530 -80472)(net +3V3)(type protect))
+    (wire (path F.Cu 762  55829.2 -101981  62530 -95280.2)(net +3V3)(type protect))
+    (wire (path F.Cu 762  55829.2 -108585  55829.2 -101981)(net +3V3)(type protect))
+    (wire (path F.Cu 762  45720 -73660  45720 -73507.6)(net +3V3)(type protect))
+    (wire (path F.Cu 762  53340 -73660  50165 -70485)(net +3V3)(type protect))
+    (wire (path F.Cu 762  50800 -71120  50165 -70485)(net +3V3)(type protect))
+    (wire (path F.Cu 762  50800 -73660  50800 -71120)(net +3V3)(type protect))
+    (wire (path F.Cu 762  48260 -72390  50165 -70485)(net +3V3)(type protect))
+    (wire (path F.Cu 762  48260 -73660  48260 -72390)(net +3V3)(type protect))
+    (wire (path F.Cu 508  57124.6 -93370.4  57150 -93345)(net /A0)(type protect))
+    (wire (path F.Cu 508  57150 -87790  57785 -87155)(net /A0)(type protect))
+    (wire (path F.Cu 508  57150 -93345  57150 -87790)(net /A0)(type protect))
+    (wire (path F.Cu 508  57150 -94422.6  57150 -93345)(net /A0)(type protect))
+    (wire (path F.Cu 508  57150 -94488  57150 -94422.6)(net /A0)(type protect))
+    (wire (path F.Cu 508  71094.6 -108585  71094.6 -108433)(net /A0)(type protect))
+    (wire (path B.Cu 508  57150 -94422.6  57150 -93345)(net /A0)(type protect))
+    (wire (path B.Cu 508  60228.5 -100838  57150 -97759.5)(net /A0)(type protect))
+    (wire (path B.Cu 508  61976 -100838  60228.5 -100838)(net /A0)(type protect))
+    (wire (path B.Cu 508  69723 -108585  61976 -100838)(net /A0)(type protect))
+    (wire (path B.Cu 508  57150 -97759.5  57150 -94422.6)(net /A0)(type protect))
+    (wire (path B.Cu 508  71094.6 -108585  69723 -108585)(net /A0)(type protect))
+    (wire (path F.Cu 508  73634.6 -108585  73634.6 -107925)(net /A1)(type protect))
+    (wire (path B.Cu 254  68580 -103378  68580 -97155)(net /A1)(type protect))
+    (wire (path B.Cu 254  73634.6 -108433  68580 -103378)(net /A1)(type protect))
+    (wire (path B.Cu 254  73634.6 -108585  73634.6 -108433)(net /A1)(type protect))
+    (wire (path F.Cu 254  70485 -94160  70485 -94060)(net /A2)(type protect))
+    (wire (path F.Cu 254  71389 -95064  70485 -94160)(net /A2)(type protect))
+    (wire (path F.Cu 254  71489 -95064  71389 -95064)(net /A2)(type protect))
+    (wire (path F.Cu 254  76174.6 -99749.6  71489 -95064)(net /A2)(type protect))
+    (wire (path F.Cu 254  76174.6 -108585  76174.6 -99749.6)(net /A2)(type protect))
+    (wire (path F.Cu 254  66014.6 -60172.6  66014.6 -60325)(net /D7)(type protect))
+    (wire (path F.Cu 254  73660 -75665  73660 -75565)(net /D7)(type protect))
+    (wire (path F.Cu 254  75742.8 -77747.8  73660 -75665)(net /D7)(type protect))
+    (wire (path F.Cu 254  75742.8 -81737.2  75742.8 -77747.8)(net /D7)(type protect))
+    (wire (path F.Cu 254  73660 -83820  75742.8 -81737.2)(net /D7)(type protect))
+    (wire (path F.Cu 254  75018.9 -69481.7  66014.6 -60477.4)(net /D7)(type protect))
+    (wire (path F.Cu 254  75018.9 -73202.1  75018.9 -69481.7)(net /D7)(type protect))
+    (wire (path F.Cu 254  66014.6 -60477.4  66014.6 -60325)(net /D7)(type protect))
+    (wire (path F.Cu 254  73660 -74561  75018.9 -73202.1)(net /D7)(type protect))
+    (wire (path F.Cu 254  73660 -75565  73660 -74561)(net /D7)(type protect))
+    (wire (path F.Cu 254  72992.1 -87604.6  71120 -85732.5)(net /D8)(type protect))
+    (wire (path F.Cu 254  74277.2 -87604.6  72992.1 -87604.6)(net /D8)(type protect))
+    (wire (path F.Cu 254  76200 -95250  76352.4 -95250  77597 -94005.4  77597 -90924.5
+            74277.2 -87604.6)(net /D8)(type protect))
+    (wire (path F.Cu 254  71120 -85732.5  71120 -78740  71120 -78740)(net /D8)(type protect))
+    (wire (path B.Cu 254  71120 -78740  71120 -66675  67310 -62865  67310 -62865)(net /D8)(type protect))
+    (wire (path F.Cu 254  61950.6 -60477.4  61950.6 -60325)(net /D8)(type protect))
+    (wire (path F.Cu 254  64338.2 -62865  61950.6 -60477.4)(net /D8)(type protect))
+    (wire (path F.Cu 254  67310 -62865  64338.2 -62865)(net /D8)(type protect))
+    (wire (path B.Cu 254  43706.1 -79266.1  43706.1 -70605.5)(net /D8)(type protect))
+    (wire (path B.Cu 254  61950.6 -60477.4  61950.6 -60325)(net /D8)(type protect))
+    (wire (path B.Cu 254  57682.1 -64745.9  61950.6 -60477.4)(net /D8)(type protect))
+    (wire (path B.Cu 254  48895 -64745.9  48895 -64794.1)(net /D8)(type protect))
+    (wire (path B.Cu 254  48895 -64745.9  57682.1 -64745.9)(net /D8)(type protect))
+    (wire (path B.Cu 254  48895 -64794.1  48870.9 -64794.1)(net /D8)(type protect))
+    (wire (path B.Cu 254  45085 -68580  45085 -69226.6)(net /D8)(type protect))
+    (wire (path B.Cu 254  48870.9 -64794.1  45085 -68580)(net /D8)(type protect))
+    (wire (path B.Cu 254  43706.1 -70605.5  45085 -69226.6)(net /D8)(type protect))
+    (wire (path F.Cu 508  85725 -41275  85572.6 -41275)(net /D9)(type protect))
+    (wire (path F.Cu 254  59410.6 -60325  59410.6 -60172.6  64503.3 -55079.9  74448.5 -55079.9
+            75849.9 -53678.5)(net /D9)(type protect))
+    (wire (path F.Cu 254  83173.4 -41275  84455 -41275  85725 -41275)(net /D9)(type protect))
+    (wire (path B.Cu 254  64770 -78740  64770 -67945  61595 -64770  61595 -64770)(net /D9)(type protect))
+    (wire (path F.Cu 254  61595 -62509.4  59410.6 -60325)(net /D9)(type protect))
+    (wire (path F.Cu 254  61595 -64770  61595 -62509.4)(net /D9)(type protect))
+    (wire (path F.Cu 254  75849.9 -53678.5  75861.5 -53678.5  78740 -50800)(net /D9)(type protect))
+    (wire (path F.Cu 254  78740 -45708.4  83173.4 -41275)(net /D9)(type protect))
+    (wire (path F.Cu 254  78740 -50800  78740 -45708.4)(net /D9)(type protect))
+    (wire (path F.Cu 254  70485 -91360  70485 -88265  69850 -87630  69850 -86995  69850 -86995)(net "Net-(LED1-Pad2)")(type protect))
+    (wire (path B.Cu 254  69850 -86995  69850 -76200  66040 -72390)(net "Net-(LED1-Pad2)")(type protect))
+    (wire (path F.Cu 254  66040 -72390  64175 -72390)(net "Net-(LED1-Pad2)")(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  74295 -69850 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  63246 -51308 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  68326 -54356 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  59055 -55880 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  50800 -55245 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  72390 -104140 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73660 -102870 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  74930 -101600 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  66040 -100330 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  66040 -101600 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  66040 -102870 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  57150 -102870 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  58420 -102870 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  59690 -102870 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  49530 -78105 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  50800 -78105 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  52070 -78105 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  50800 -76835 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  50800 -79375 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  50800 -80645 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  50800 -81915 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73660 -47625 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73660 -48895 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  72390 -48895 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  74930 -48895 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  74930 -47625 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  77470 -43180 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  78740 -41910 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  80010 -40640 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  63500 -46990 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  62230 -48260 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  60960 -49530 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  69215 -60960 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  70485 -59055 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  68580 -57785 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  69850 -55880 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  77470 -50165 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  77470 -47625 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  77470 -48895 (net GND)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73444.1 -72174.1 (net +5V)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73444.1 -71120 (net +5V)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  69850 -50800 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  71120 -50800 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  72390 -50800 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73660 -50800 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  69850 -52070 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  71120 -52070 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  72390 -52070 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73660 -52070 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  73660 -53340 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  72390 -53340 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  71120 -53340 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  69850 -53340 (net /VCC_Branch)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  71120 -78740 (net /D8)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  67310 -62865 (net /D8)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  61595 -64770 (net /D9)(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  69850 -86995 (net "Net-(LED1-Pad2)")(type protect))
+    (via "Via[0-1]_685.8:330.2_um"  66040 -72390 (net "Net-(LED1-Pad2)")(type protect))
+  )
+)

ZMHW_Modector/pcb/uno.rules

@@ -0,0 +1,79 @@
+
+(rules PCB uno
+  (snap_angle 
+    fortyfive_degree
+  )
+  (autoroute_settings
+    (fanout off)
+    (autoroute on)
+    (postroute on)
+    (vias on)
+    (via_costs 50)
+    (plane_via_costs 5)
+    (start_ripup_costs 100)
+    (start_pass_no 86)
+    (layer_rule F.Cu
+      (active on)
+      (preferred_direction vertical)
+      (preferred_direction_trace_costs 1.0)
+      (against_preferred_direction_trace_costs 2.5)
+    )
+    (layer_rule B.Cu
+      (active on)
+      (preferred_direction horizontal)
+      (preferred_direction_trace_costs 1.0)
+      (against_preferred_direction_trace_costs 1.6)
+    )
+  )
+  (rule
+    (width 254.0)
+    (clear 254.2)
+    (clear 127.0 (type smd_to_turn_gap))
+    (clear 63.6 (type smd_smd))
+  )
+  (padstack "Via[0-1]_685.8:330.2_um"
+    (shape
+      (circle F.Cu 685.8 0.0 0.0)
+    )
+    (shape
+      (circle B.Cu 685.8 0.0 0.0)
+    )
+    (attach off)
+  )
+  (via 
+    "Via[0-1]_685.8:330.2_um" "Via[0-1]_685.8:330.2_um" default
+  )
+  (via 
+    "Via[0-1]_685.8:330.2_um-kicad_default" "Via[0-1]_685.8:330.2_um" "kicad_default"
+  )
+  (via_rule
+    default "Via[0-1]_685.8:330.2_um"
+  )
+  (via_rule
+    "kicad_default" "Via[0-1]_685.8:330.2_um-kicad_default"
+  )
+  (class default
+    (clearance_class default)
+    (via_rule default)
+    (rule
+      (width 254.0)
+    )
+    (circuit 
+      (use_layer F.Cu B.Cu)
+    )
+  )
+  (class "kicad_default"
+    GND +5V /UNUSED "/VCC_Branch" /RST /CS /D13 /D11
+    /D12 /WOL /INT /CLKOUT +3V3 /Q3 /A0 VIN
+    /A1 /A2 /D7 /D8 /D9 "Net-(U6-Pad2)" "Net-(U6-Pad3)" "Net-(U6-Pad5)"
+    "Net-(U6-Pad6)" "Net-(U6-Pad7)" "Net-(LED1-Pad2)" "Net-(P14-Pad3)"
+    (clearance_class "kicad_default")
+    (via_rule kicad_default)
+    (rule
+      (width 254.0)
+    )
+    (circuit 
+      (use_layer F.Cu B.Cu)
+    )
+  )
+)