You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

117 lines
3.3 KiB

4 years ago
  1. (kicad_pcb (version 4) (host pcbnew 4.0.7-e2-6376~58~ubuntu16.04.1)
  2. (general
  3. (links 0)
  4. (no_connects 0)
  5. (area 104.572999 74.854999 178.510001 123.265001)
  6. (thickness 1.6)
  7. (drawings 1)
  8. (tracks 0)
  9. (zones 0)
  10. (modules 0)
  11. (nets 1)
  12. )
  13. (page USLetter)
  14. (title_block
  15. (title "Project Title")
  16. )
  17. (layers
  18. (0 F.Cu signal)
  19. (31 B.Cu signal)
  20. (34 B.Paste user)
  21. (35 F.Paste user)
  22. (36 B.SilkS user)
  23. (37 F.SilkS user)
  24. (38 B.Mask user)
  25. (39 F.Mask user)
  26. (40 Dwgs.User user)
  27. (44 Edge.Cuts user)
  28. (46 B.CrtYd user)
  29. (47 F.CrtYd user)
  30. (48 B.Fab user)
  31. (49 F.Fab user)
  32. )
  33. (setup
  34. (last_trace_width 0.254)
  35. (user_trace_width 0.1524)
  36. (user_trace_width 0.254)
  37. (user_trace_width 0.3302)
  38. (user_trace_width 0.508)
  39. (user_trace_width 0.762)
  40. (user_trace_width 1.27)
  41. (trace_clearance 0.254)
  42. (zone_clearance 0.508)
  43. (zone_45_only no)
  44. (trace_min 0.1524)
  45. (segment_width 0.1524)
  46. (edge_width 0.1524)
  47. (via_size 0.6858)
  48. (via_drill 0.3302)
  49. (via_min_size 0.6858)
  50. (via_min_drill 0.3302)
  51. (user_via 0.6858 0.3302)
  52. (user_via 0.762 0.4064)
  53. (user_via 0.8636 0.508)
  54. (uvia_size 0.6858)
  55. (uvia_drill 0.3302)
  56. (uvias_allowed no)
  57. (uvia_min_size 0)
  58. (uvia_min_drill 0)
  59. (pcb_text_width 0.1524)
  60. (pcb_text_size 1.016 1.016)
  61. (mod_edge_width 0.1524)
  62. (mod_text_size 1.016 1.016)
  63. (mod_text_width 0.1524)
  64. (pad_size 1.524 1.524)
  65. (pad_drill 0.762)
  66. (pad_to_mask_clearance 0.0762)
  67. (solder_mask_min_width 0.1016)
  68. (pad_to_paste_clearance -0.0762)
  69. (aux_axis_origin 0 0)
  70. (visible_elements FFFEDF7D)
  71. (pcbplotparams
  72. (layerselection 0x310fc_80000001)
  73. (usegerberextensions true)
  74. (excludeedgelayer true)
  75. (linewidth 0.100000)
  76. (plotframeref false)
  77. (viasonmask false)
  78. (mode 1)
  79. (useauxorigin false)
  80. (hpglpennumber 1)
  81. (hpglpenspeed 20)
  82. (hpglpendiameter 15)
  83. (hpglpenoverlay 2)
  84. (psnegative false)
  85. (psa4output false)
  86. (plotreference true)
  87. (plotvalue true)
  88. (plotinvisibletext false)
  89. (padsonsilk false)
  90. (subtractmaskfromsilk false)
  91. (outputformat 1)
  92. (mirror false)
  93. (drillshape 0)
  94. (scaleselection 1)
  95. (outputdirectory gerbers))
  96. )
  97. (net 0 "")
  98. (net_class Default "This is the default net class."
  99. (clearance 0.254)
  100. (trace_width 0.254)
  101. (via_dia 0.6858)
  102. (via_drill 0.3302)
  103. (uvia_dia 0.6858)
  104. (uvia_drill 0.3302)
  105. )
  106. (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n SOLDER MASK (ANY COLOR) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE \n WHITE SILKSCREEN. DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n MINIMUM SPACE - 0.006 INCH.\n MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 113.4872 93.2688) (layer Dwgs.User)
  107. (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  108. )
  109. )